Return to Article Details Design of Low Power Truncation-Error-Tolerant (TET) Adder in Digital Signal Processing Download Download PDF