Vishal G. Puranik2, K. P. S. “Design of Low Power Truncation-Error-Tolerant (TET) Adder in Digital Signal Processing”. International Journal of Engineering Technology and Computer Research, vol. 2, no. 6, Dec. 2014, https://ijetcr.org/index.php/ijetcr/article/view/76.