K. P. S. Vishal G. Puranik2, “Design of Low Power Truncation-Error-Tolerant (TET) Adder in Digital Signal Processing”, IJETCR, vol. 2, no. 6, Dec. 2014.