[1]
G. M. J. 1, A.Parvathi 2, “A Floating Point Multiplier Design Using Karatsuba and Urdhva-Tiryagbhyam Algorithms for High Speed Applications”, IJETCR, vol. 5, no. 3, Jun. 2017.