Vishal G. Puranik2, K. P. S. (2014) “Design of Low Power Truncation-Error-Tolerant (TET) Adder in Digital Signal Processing”, International Journal of Engineering Technology and Computer Research, 2(6). Available at: https://ijetcr.org/index.php/ijetcr/article/view/76 (Accessed: 15September2026).