Vishal G. Puranik2, Khiali Pooja Sen1,. 2014. “Design of Low Power Truncation-Error-Tolerant (TET) Adder in Digital Signal Processing”. International Journal of Engineering Technology and Computer Research 2 (6). https://ijetcr.org/index.php/ijetcr/article/view/76.