Dr. Jai Gopal Pandey, Chanchal Rana. 2015. “An Implementation 8×8 Circuit of the 6T SRAM Bit Cell by Using Memory Array”. International Journal of Engineering Technology and Computer Research 3 (4). https://ijetcr.org/index.php/ijetcr/article/view/220.