A.Parvathi 2, G. M. J. 1,. (2017). A Floating Point Multiplier Design Using Karatsuba and Urdhva-Tiryagbhyam Algorithms for High Speed Applications. International Journal of Engineering Technology and Computer Research, 5(3). Retrieved from https://ijetcr.org/index.php/ijetcr/article/view/379