Dr. Jai Gopal Pandey, C. R. (2015). An Implementation 8×8 circuit of the 6T SRAM Bit cell by using Memory Array. International Journal of Engineering Technology and Computer Research, 3(4). Retrieved from https://ijetcr.org/index.php/ijetcr/article/view/220