Vishal G. Puranik2, K.P.S. 2014. Design of Low Power Truncation-Error-Tolerant (TET) Adder in Digital Signal Processing. International Journal of Engineering Technology and Computer Research. 2, 6 (Dec. 2014).