Comparative study of Built in Self Test for memory

Authors

  • Mr. Neetin Sahu, Mr. Chandrhas Sahu Shri Sankaracharya Group of Institution (Faculty of Engineering & Technology), Junwani bhilai (C.G), India

Abstract

The VLSI manufacturing technology advances has made possible to put millions of transistors on a single die. This advancement in IC technology enabled the integration of all the components of a system into a single chip. With the trend of SOC technology, high density and high capacity embedded memories are required for successful implementation of the system. Depending upon the application and design, much of the low yield can be attributed to faults in the memory. In this paper we study the BIST (Built in self test) for memory testing and compare the algorithms for testing.
Key Words: VLSI, IC, SOC, BIST

Downloads

Published

2015-04-28

How to Cite

Mr. Chandrhas Sahu, M. N. S. (2015). Comparative study of Built in Self Test for memory. International Journal of Engineering Technology and Computer Research, 3(2). Retrieved from https://ijetcr.org/index.php/ijetcr/article/view/164

Issue

Section

Articles