

Voltage Level Shifter Operating in Sub-threshold Region

Anurag Sharma¹, Dr. Abhilasha²

¹JECRC University Jaipur

Conflicts of interest: Nil

Corresponding author: Anurag Sharma. (E-mail: Annurag.96@gmail.com)

Abstract

In current years miniaturized strength assets have been unable to store enough strength for increasingly complex electronics, and low power structures have been in a growing demand. Sub-threshold operation has been proved to be one of the most efficient methods to reap ultralow energy structures. But sub-threshold operation commonly ends in weak performance, thus, multi-deliver voltage (MSV) approach is usually applied to balance the overall performance and the power consumption. Voltage stage shifters find their software in transferring one level of voltage to some other. Here, they are designed for low degree moving in low voltage applications. This circuit designed offers more reduced power dissipation, low switching delay with a easy small vicinity design. This circuit takes enter as zero.3 voltage sign with operational frequency in megahertz and drives output with 1.2 voltage. Power loss is in p.C. Watts and put off is in few nano seconds

I. INTRODUCTION

Voltage shifters are basic circuits which are used for multiple voltage shifting applications. Because of higher degree of voltage scaling with reduced power loss, circuits that can convert voltage rationale levels of 0.5v and beneath to commonplace degrees of 1.2 or higher are required. Many designs have been discovered which fulfills the need by utilizing differential course or current mirror based designs to accomplish wide ranges along with reduced switching delays in nano seconds and minimum power loss[2]-[7]. Endeavors to diminish power utilization further are going on with further decrease in sizes of gadgets working at high velocity.

This paper gives a ultralow spillage level converter circuit[11] which depends on powerful spillage concealment logic[11] and capacities like an advanced support with slanted rationale limits where the utilized DLS procedure essentially lessens static current dissemination brought about by the low voltage input signal. This methodology likewise allows the level converter to work from just a solitary supply for high voltage area VDDH which decreases steering clog contrasted with existing plans that require an extra low voltage supply VDDL from the info signal area. This circuit consists of 6 transistors which help to lessen region and can be intended for (0.3 to 1.2)v or (0.8 to 2.5)v range application.




Fig.1 (a): Traditional digital buffer




Fig.1 (b): Proposed voltage level shifter

II. Proposed DLS level converter

Fig. 1(b) displays the proposed level shifter circuit. This consists of two inverters arranged serially. The 1.2-V (V_{DDH}) supply can be operated with 0.3v input signal. It can be done by involving fortifying the NMOS and debilitating the PMOS gadgets in each inverter with the end goal that their current is equivalent at a rationale limit V_{TRIP} is almost half of V_{DDL} , yet this closures in various hundred nA of static current scattering in view of brief-circuit bleeding edge by means of the PMOS

when V_{IN} is equal to V_{DDL} or greater than sub-threshold spillage current through the stronger NMOS when the input signal is at zero. To reduce static power loss, we use inverter based on the dynamic leakage suppression strategy that changes pull up network group by including a NMOS header semiconductor among the PMOS semiconductor and the V_{DDH} supply line.

The gate of the upper NMOS is controlled by using output of the inverter to such an amount that it turns on when the pull-up group is exuberant and

cutoff with negative V_{GS} (ultralow spillage) when the pull-up network is idle. As an outcome of this DLS lead, it's far possible to slant the pull-up and pull-down organizations to acquire the favored

V_{TRIP} without causing static energy loss. When $V_{IN} = V_{DDL}$ the DLS pull-up people group will stifle impede day.




Fig2. Transfer characteristics

A. Transfer Characteristics

Fig. 2 shows the transfer characteristics of proposed circuit. At the point when $V_{IN} = 0$ V, T5 is cutoff with $V_{GS} = 0$, T3 is energetic to such an extent that voltage between transistor T1 and T3 is equal to output voltage and, consequently and T1 is in cutoff with gate to source voltage being equal to zero. Given that the sub limit spillage through T1 is more powerful than the sub edge spillage by means of T5, the pull-up people group will keep up with V_{OUT} charged to V_{DDH} inside the predictable nation as pleasantly for the term of any commotion events that would reason V_{OUT} to stoop. The design way to deal with play out this could be referenced later in this part. At the point when V_{IN} is broadened, T3 stays lively however the subthreshold current through T5 (presently with V_{GS} greater than zero) begins off evolved to overwhelm the spillage by means of T1 which makes voltage between T1 & T3 and V_{OUT} to decline along with each other. It continues as input voltage is also increased until a sudden change happens in transition because of:

- 1) T5 forcing V_{OUT} to zero volts
- 2) T3 approaching to cutoff, making it difficult for V_{OUT} and V_A to remain equal

- 3) higher spillage through T1 because of drain induced barrier lowering which tries to increase V_A over zero volts. After this, V_{OUT} finally sets to zero volt, while V_A settles at a transitional value between zero volts and V_{DDH} . Now, both T1 and T3 are are negative voltage because of V_A being at some positive voltage.

Now we see it in opposite when input signal changes to low from high state. When V_{OUT} has shifted to low, it stays consistent there on account of the remarks at the gate of M1, despite the fact that V_{IN} begins off evolved to bring down again toward zero V. Be that as it may, as V_{IN} keeps up with to diminish also, the indistinguishable chain response happens where:

- 1) T5 approaches cutoff and not able to keep V_{OUT} at low
- 2) T3 being more conductive setting V_A and V_{OUT} to level with each other
- 3) sub threshold spillage through T1 is equipped for power the V_A and output point.

When this sudden change happens again, V_A and V_{OUT} sets at equal voltage and approaches to higher level V_{DDH} as V_{IN} is diminished more like zero volt. Note that this utilizes two cascaded inverters to safeguard the polarity of signals.

To guarantee that the circuit output changes at switching threshold level, we can follow the methodology for the skewed inverter. This can be done by picking the general sizes of T1 and T5 to such an extent that they are in equivalent dispute when $V_{IN} = V_{TRIP} = V_{DDL}/2$. So, we compare the sub threshold current of T1 and T5 by considering that $V_{IN} = \frac{V_{ddl}}{2}$ and $V_{OUT} = V_A = \frac{V_{ddh}}{2}$. The standard subthreshold current condition is given as V_{ds}

$$I_{DS} = I_0 e^{\frac{V_{gs}-V_{th0}+\eta V_{ds}}{\eta V_t}} \left(1 - e^{\frac{V_{ds}}{V_t}}\right) \quad (1)$$

Where, $I_0 \propto \frac{W}{L}$ is current at limit. Since the V_{ds} of every mos is set to $\frac{V_{ddh}}{2}$ (much greater than threshold voltage), we can disregard the last term from equation 1. We also suppose that any change in the sub threshold swing factor and drain induces barrier lowering coefficient η of T1 and T5 will be ignorable. Then, at that point, we acquire a size measuring proportion r

$$r = \frac{W_{T1}}{W_{T5}} = e^{\frac{(V_{th0,T1}-V_{th0,T5}+V_{TRIP})}{\eta V_t}} \quad (2)$$

If we suppose that T1 and T5 to each have the equal cut off voltage, then, at that point, a V_{DDL} of 0.3 V ($V_{TRIP} = 0.15$ V) expects T1 to be estimated as (size of T1)=73*(size of T5), acquiring a greater area of chip. All things considered, T5 is made of smallest possible size with high V_t for less spillage and T1 is incorporated with a small V_t . The resulting sizing ratio ranges about one to five for the designated tripping voltage of 0.15 V. Lower r values achieve lower in general spillage due to more modest gadget sizes, yet additionally somewhat will build the defenselessness of V_{TRIP} to methodical procedure rendition, accepting gadgets with remarkable limits are similarly exposed to the equivalent way forms.

III.MEASUREMENTS

The proposed level converter designs were simulated in ltspice simulation software. Predictive technology models of 65nm mosfet by tsmc were used.




Fig.2(a): Transient response for Vdd,Vin and Vout




Fig.2(b): Power graph

This work

Technology used: 65nm

Number of required voltage supplies: 1(V_{DDH})

V_{DDL} = 313.51micro volts

V_{DDH} = 1.17volts

Delay = 30.0614ns

Power leakage = 153.83fW

Fig.2(a) shows transient response of the circuit. It incorporates input signal ($V_{in} = 0.3V$), supply ($V_{DD} = 1.2V$) and resulting voltage diagram. Fig.2(b) shows energy drawn at yield for genuine convey. The normal spillage power is determined from here the use of programming apparatuses. The plan gave here get significantly less spillage energy than any recently distributed plans with estimated confirmation. This plans is shockingly power green while contrasted with different plans at a similar V_{DDH} . Essentially, this plan likewise have the littlest area for their separate voltage spaces.

IV. CONCLUSION

This paper gives a ultralow-spillage level converter design for low powered IoT devices. The design was executed for center (1.2 V) voltage area on a frequency of 1 megahertz, and estimation results show accomplished spillage force of 1.53 fW and change delay of 30.06ns. This structure is much simplified consisting of only six mosfet transistors will result in small chip area. It is designed on 65nm scale of tsmc model. It has reduced power consumption with a reduced switching delay. It is fast than other circuits. It

gives wide gap between V_{DDL} and V_{DDH} for no glitch in transition phase. With help of this design, the level shifting operation can be performed easily in small sized devices in megahertz frequency range. Battery operated devices will be able to operate for a longer duration.

REFERENCES

1. J. Lee, M. Saligane, D. Blaauw, and D. Sylvester, "A 0.3-V to 1.8–3.3-V leakage-biased synchronous level converter for ULP SoCs," *IEEE Solid-State Circuits Lett.*, vol. 3, pp. 130–133, 2020, doi: 10.1109/LSSC.2020.3007875.
2. Y. Kim, D. Sylvester, and D. Blaauw, "LC2: Limited contention level converter for robust wide-range voltage conversion," in *Symp. VLSI Circuits Dig. Techn. Papers*, 2011, pp. 188–189.
3. W. Lim, I. Lee, D. Sylvester, D. Blaauw, "Batteryless sub-nW cortex-M0+ processor with dynamic leakage-suppression logic," *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers (ISSCC)*, pp. 146–147, Feb. 2015
4. Ultra-sub-threshold operation of always-on digital circuits for iot applications by use of schmitt trigger gates," *IEEE Transactions on*

- Circuits and Systems I, vol. 64, no. 11, pp. 2920–2933, 2017
5. J. Myers et al., “A subthreshold ARM cortex-M0+ subsystem in 65 nm CMOS for WSN applications with 14 power domains, 10T SRAM, and integrated voltage regulator,” *IEEE J. Solid-State Circuits*, vol. 51, no. 1, pp. 31–44, Jan. 2016
 6. B. Mohammadi and J. N. Rodrigues, “A 65 nm single stage 28 fJ/cycle 0.12 to 1.2 v level-shifter,” in *Circuits and Systems (ISCAS)*, 2014 IEEE International Symposium on. IEEE, 2014, pp. 990–993.
 7. A. R. I. Jadue et al., “Level shifter architecture for dynamically biasing ultra-low voltage subcircuits of integrated systems,” in *Proc. ISCAS*, Florence, Italy, 2018, pp. 1–5
 8. V. Kursum, E.G. Friedman, “Supply and Threshold Voltage Scaling Techniques” In *Multi-Voltage CMOS Circuit Design*, John Wiley & Sons, Ltd, pp. 45–84, 2006
 9. V. L. Le, T. T.-H. Kim, “An area and energy efficient ultra-low voltage level shifter with pass transistor and reduced-swing output buffer in 65-nm CMOS,” *IEEE Trans. Circuits Syst. II Exp. Briefs*, vol. 65, no. 5, pp. 607–611, May 2018.
 10. M. Alioto, “Ultra-low power VLSI circuit design demystified and explained: A tutorial,” *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 59, no. 1, pp. 3–29, Jan. 2012
 11. S. Gupta, D. S. Truesdell, and B. H. Calhoun, “A 65nm 16kb SRAM with 131.5pW leakage at 0.9V for wireless IoT sensor nodes,” in *Proc. IEEE Symp. VLSI Circuits (VLSI)*, 2020, pp. 1–2.
 12. B. H. Calhoun, A. Wang, A. Chandrakasan, “Modeling and sizing for minimum energy operation in subthreshold circuits,” *IEEE J. Solid-State Circuits*, vol. 40, no.9, pp. 1778–1786, Sept. 2005